Electrical characteristics and thermal reliability of BJT-inserted GSTNMOS using the 65nm CMOS process
نویسندگان
چکیده
منابع مشابه
on the relationship between using discourse markers and the quality of expository and argumentative academic writing of iranian english majors
the aim of the present study was to investigate the frequency and the type of discourse markers used in the argumentative and expository writings of iranian efl learners and the differences between these text features in the two essay genres. the study also aimed at examining the influence of the use of discourse markers on the participants’ writing quality. to this end the discourse markers us...
15 صفحه اولPerformance improvements of polarization analyzing CMOS image sensor using multiple pixel array architecture and 65nm standard CMOS process
We have been developing polarization-analyzing CMOS image sensor with monolithically embedded polarizer [1, 2]. Differing from preceding works [3-5], we implement on-chip polarizers configured with a metal wiring layer available in standard CMOS technology. In the last workshop, we have demonstrated the polarization-analyzing functionality with a CMOS image sensor fabricated with 0.35 μm standa...
متن کاملReducing the Power Consumption in Flash ADC Using 65nm CMOS Technology
Today, given the extensive use of convertors in industry, reducing the power consumed by these convertors is of great importance. This study presents a new method to reduce consumption power in Flash ADC in 65nm CMOS technology. The simulation results indicate a considerable decrease in power consumption, using the proposed method. The simulations used a frequency of 1 GHZ, resulting in decreas...
متن کاملReducing the Consumption Power in Flash ADC Using 65nm CMOS Technology
This paper presents a new method to reduce consumption power in flash ADC in 65nm CMOS technology. This method indicates a considerable reduction in consumption power, by removing comparators memories. The simulations used a frequency of 1 GHZ, resulting in decreased consumption power by approximately 90% for different processing corners. In addition, in this paper the proposed method was desig...
متن کاملLow Power 8x8 Bit CMOS Multiplier Using 65nm Technology
This paper presents low power 8x8 bit multipliers which are implemented with Tanner Tool v13.0 at 500MHz frequency with 65nm technology which is having a supply voltage 1.0v. There are different CMOS multiplier circuits are analyzed names as Braun multiplier, Wallace tree multiplier, Row bypass Braun multiplier, Column bypass Braun multiplier, Row and Column bypass Braun multiplier and these mu...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEICE Electronics Express
سال: 2011
ISSN: 1349-2543
DOI: 10.1587/elex.8.259